



HEICHIPS SUMMER SCHOOL 2025
HEIDELBERG UNIVERSITY, AUGUST 4TH TO 8TH


HeiChips 2025 Hackathon

Introduction and Submission Process

Leo Moser

HeiChips 2025 Tapeout!


- Our own chip using the IHP Open PDK
- Embedded FPGA in the center
- 8 slots on both sides (left/right)
- User Projects
 - Small: 1 slot
 - Large: 2 slots
- 4 KiB SRAM (2 slots)
- Repository:
 - <https://github.com/FPGA-Research/heichips25-tapeout>
- Bitstream generation:
 - [main/ip/fabric/user_designs](https://github.com/FPGA-Research/heichips25-tapeout/tree/main/ip/fabric/user_designs)



HeiChips 2025

Tapeout

256 LCS, 16 slots, ~8mm²



User Project


SRAM

Bondpad

eFPGA



Pad ring

Chip I/Os




HeiChips User Projects

- Two choices: Small & Large → ask us!
- Same interface as Tiny Tapeout
 - 10 inputs, 8 outputs, 8 bidirectional I/Os
- Connects to the I/O pads through the eFPGA fabric
- Need dedicated pins?
 - High-speed digital
 - Analog-mixed signal
 - 10 pins are available → ask us!



Tiny Tapeout: A Shared Silicon Tapeout Platform

- Many small designs in one chip
- One design can be active at once (Multiplexer)
- Interface:
 - 10 inputs, 8 outputs, 8 bidirectional I/Os
- Designs are power-gated
- You pay for a number of tiles
 - Tiles can be merged together
- You pay for the PCB + Chip
- <https://tinytapeout.com>



HeiChips User Projects **vs.** Tiny Tapeout Tile

 1x Tiny Tapeout Tile: 202.08um x 154.98um

 HeiChips User Project Small: 500um x 200um → ~ **3.2 TT Tiles**

 HeiChips User Project Large: 500um x 415um → ~ **6.6 TT Tiles**

Tiny Tapeout Pinout

- Pinout

- 10 input pins clk, rst, 8x ui_in
- 8 output pins 8x uo_out
- 8 bidirectional pins 8x uio_in, 8x uio_out, 8x uio_oe
- always 1 ena (just ignore it)


- Common pin assignment

- Makes it easier to test other designs
- <https://tinytapeout.com/specs/pinouts>

- Standardized Pmods


- VGA, QSPI, Audio etc.
- You can buy them: <https://store.tinytapeout.com>

```
module heichips25_template (  
    input  wire [7:0] ui_in,  
    output wire [7:0] uo_out,  
    input  wire [7:0] uio_in,  
    output wire [7:0] uio_out,  
    output wire [7:0] uio_oe,  
    input  wire      ena,  
    input  wire      clk,  
    input  wire      rst_n  
);
```



Tiny VGA


- Pmod (Standardized interface)
- Repo: <https://github.com/mole99/tiny-vga>
- 2 bit per color (RGB), hsync & vsync
- More colors?
 - dithering: temporal & spatial
- TT demoscene
 - Incredible entries!
 - Nyan Cat, Warp, Drop, and more!
 - [Demoscene TT08](#)
- I have some Tiny VGAs with me!



<https://github.com/mole99/tiny-vga>

Audio Pmod


- Piezo speaker
- Headphone jack



<https://github.com/MichaelBell/tt-audio-pmod>

QSPI Pmod

- 1x 128M-bit QSPI Flash
- 2x 64M-bit QSPI PSRAM




<https://github.com/mole99/qspi-pmod>

HeiChips 2025 Hackathon Template

Everything is Open Source!

- Simulation and Verification
- Emulation on FPGA
- Physical Implementation using LibreLane



<https://github.com/FPGA-Research/heichips25-template>

Installation of the Tools

- Using Nix
 - Native Installation: Linux (x86_64, aarch64) and macOS (x86_64, arm64)
 - Windows: Emulation (e.g. WSL2)
 - Based on: [fossi-foundation/nix-eda](https://fossi-foundation.org/nix-eda)
- Follow the installation instructions
- To enable the tools:
 - Run: `nix-shell`
- For openXC7 Toolchain
 - `cd nix-openxc7 && nix-shell`



Simulation & Verification

Simulators

- Icarus Verilog
- Verilator

Testbench environment

- cocotb
 - Python-based
 - simulator-agnostic
 - Easy to use :)




FPGA Prototyping

Open Source Toolchain

- Yosys - synthesis tool
- nextpnr - place and route
- openFPGALoader

Supported Boards

- iCEBreaker
- ULX3S
- iCE40HX8K-EVB
- Basys 3
- ...




Physical Implementation using LibreLane

LibreLane

- Choose one of the user project DEF templates
- Write your design
- Implement the macro
- Make sure DRC and LVS is clean!

Ready for submission!





The screenshot shows a terminal window titled 'leo@debian-pc: ~/Repositories/librelane-merge'. It displays a series of log messages from the LibreLane routing engine. The logs indicate the completion of guide region queries, initialization of the routing process, track assignment, and the start of detailed routing. The final status bar at the bottom shows 'Classic - Stage 47 - Detailed Routing' with a progress bar at 46/79 and a time of 0:00:44.

```
leo@debian-pc: ~/Repositories/librelane-merge
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 138.14 (MB), peak = 138.14 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 145 vertical wires in 1 frboxes and 87 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 15 vertical wires in 1 frboxes and 19 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.19 (MB), peak = 139.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.19 (MB), peak = 139.19 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
Completing 10% with 0 violations.
elapsed time = 00:00:00, memory = 144.28 (MB).
Completing 20% with 5 violations.
elapsed time = 00:00:00, memory = 144.28 (MB).
Classic - Stage 47 - Detailed Routing 46/79 0:00:44
```

Submission of Your User Project

- Make sure to read the checklist...
- Details in the template
- Open an issue at:
- <https://github.com/FPGA-Research/heichips25-tapeout>


Deadline is August 17!



This could be your user project!

Optimizations for ASICs

- Different than on FPGAs
- Rule of thumb:
 - Combinatorial logic is cheap
 - And flip-flops are expensive
- Dedicated SRAM macros in the PDK
 - Different widths / depths
 - Single-ported, (dual-ported)
 - For large memories
- Better:
 - Optimize your design (small memories, latches instead of FFs)
 - Use the SRAM from the eFPGA (512x32 bit, single-ported)



Judgment Criteria

- *Your design*
- Efficient use of area
- Maximum clock frequency
- Verification!
- FPGA emulation!
- Combination with other designs
- Mixed signal design (power domain, analog pins?)
- ... and more?

Your Task: Start Hacking!

- In groups of 3 to 6 people
- Gather project ideas
- Choose a user project size→ tell us!
- Work on your design
- Optimize it
- Optimize it
- Optimize it
- Don't forget to test!